ABSTRACT
INTRODUCTION
One of the significant measurements of complexity, which is appearing along the recent past, is the complexity of the algorithms. Although, the algorithmic devices are developed rapidly, they involve a computer system as one of their examples; the structural and hardware complexities are still occupying an important role in computer design, if it is thought to be oriented towards the software/hardware view [1, 2] .
The development of the microprocessor's design and integrated circuit (IC) technology has been characterized by Moore's Law during the past five decades. Moore's Law indicates that the number of transistors on a chip would double every 18-24 months [3, 4] ; applying Moore's law in the design of the microprocessors makes it more complicated and more expensive. In order to fit more transistors on a chip, the die size must be increasing and/or the density of the transistors must be decreasing. As the feature size on the chip goes down, the number of transistors rises and the design complexity increases.
The development of a microprocessor design takes into consideration the following characteristics: design complexity, feature size, die area, performance, speed, design time and others. These characteristics are generally interdependent. Increasing the number of transistors on a chip increases the size of the chip, the performance and the speed of a microprocessor; more transistors, more clock cycles. Decreasing the feature size increases the number of transistors, the power dissipation and the design complexity [5, 6] .
HARDWARE AND STRUCTURAL COMPLEXITY MEASUREMENTS

Hardware complexity measurement
The measurement of the hardware complexity is used to scale the number of components, which are compounded, along any selected level of hardware processing. Any selected level, includes all the involved structures of hardware appearing beyond a specific apparatus. The hardware complexity measurement is defined as [2] :
where, E is the multitude of the elements emerging in a hierarchal structural diagram. In order to illustrate, when a processor level is selected ( Figure. 1), the apparatus complexity measure (ACM) would be defined by the amount of the beyond registers, ALU and the Control Unit.
For the given example of Figure. 1: ACM = | E | = 6. So, the increasing of the number of elements at any processor level increases the hardware complexity of that level. 
Structural complexity measurement
The structural complexity measure scales the data path among the different elementary constituents. This measure needs a process of reformatting the logical diagrams into state transition-based organization. In this organization a convenient abstraction is embodied. Then, the structural complexity of the algorithmic device is the entropy of the incidence matrix. Entropy is used in different areas; in thermodynamics, in software engineering fields, entropy is applied, to design a mathematical model for evaluating software quality, to define complexity measures, etc [1, 2, 8, 9, 10, 11, 12] .
The structural complexity can be defined as [2] :
where, S -is the structure complexity measure.
-the quantity or the intercircuit connections of the l-th fragment of the incidence matrix scheme; α -is the number of elements appearing in the scheme of petri-net diagram. β -is the number of interconnection among the elements of the state transition scheme. α x β -matrix size.
The structural complexity measure determines the dimension of the combinations of interconnection paths. It is usually determined in three steps:
1. Current Model scheme is transformed into directed graph. 2. Directed graph is coded as an incidence matrix. 3 . The incidence matrix entropy is calculated.
To evaluate the structural complexity measurement, the architecture of a CPU complexity Level shown in Figure 2 should be turned in a directed graph (incidence graph) (see Figure 2) , and the incidence graph should be coded as an incidence matrix (see Table 1 ). Figure 1 is assigned by α, such as register R0 is assigned by α1, and the interconnection between this register and register R1 is assigned by β2, etc. Table 1 shows the matrix incidence of the graph incidence shown in Figure 2 . Table 1 . Matrix incidence of the incidence graph shown in Figure 2 # β1 β2 β3 β4 β5 β6 β7 β8 β9 β10
From Figure 2 and Table 1 the following values are founded: Un = 16, α = 6, β = 10 Using equation (2) the structural complexity measurement of this architecture is: S ≈ 30.5102 BU (BU -stands for binary unit).
PHYSICAL LIMITATION OF INCREASING THE NUMBER OF THRANSISTORS
Raising the number of transistors will be limited due to several limitations, such as increasing the density, the die size, decreasing the feature size, the voltage [13, 14, 15] .
Since the surface area of a transistor determines the transistor count per square millimeter of silicon, the transistors density increases quadratically with a linear decrease in feature size [16] . The increase in transistor performance is more complicated. As the feature sizes shrink, devices 
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shrink quadratically in the horizontal and vertical dimensions. A reduction in operating voltage to maintain correct operation and reliability of the transistor is required in the vertical dimension shrink. This combination of scaling factors leads to a complex interrelationship between the transistor performance and the process feature size.
The hardware complexity rises due to the shrinking of the pixel size and the increasing of the density. If the pixel size shrinks double and the density increases double every two years according to Moore's Law, the physical limitation will definitely appear in few years, which means that it will be very difficult to apply Moore's Law in the future. Some studies have shown that physical limitations could be reached by 2018 [17] or 2020-2022 [18, 19, 20, 21] .
Applying the Moore's Law by doubling the number of transistors every two years increases the speed and performance of the processor and causes increasing the processor's hardware complexity (see Table 2 ) and structural complexity, which will be limited after a few years [22, 23, 24, 25] . 
INCREASING THE DIE SIZE
In order to avoid the physical limitations mentioned above this article suggests, as a solution, a new approach of constructing a chip with die size, which contains free spaces for allowing to apply the Moore's Law for a few years by doubling the number of transistors on a chip without touching the voltage, the feature size and the density, in this case only the hardware and structural complexities will be raised.
Let us assume a microprocessor (let's say X) has the following specifications: date of introduction -2015, one-layer crystal square of transistors, transistor count (number of transistors) -3 billion, pixel size (feature size) -0.038 micron, die size (area) -2400 mm2: for transistors -600 mm2 and free space -1800 mm2 (see Figure. 3).
By applying this approach the number of transistors will be doubled after two year (2017) without touching the feature size, die size, voltage and density. In 2017 year a new microprocessor (let's say X1) will have the following specifications: date of introduction -2017, one-layer crystal square of transistors, transistor count (number of transistors) -6 billion, pixel size (feature size) -0.038 micron, die size (area) -2400 mm 2 : for transistors -1200 mm 2 and free space -1200 mm 2 and so on. The hardware and structural complexities of the microprocessors will be increased related to the number of transistors. When the number of transistors would occupied all the free space, the architects can decrease the feature size and increase the density without touching the die size (see Table 4 ). As shown in the table above, several measures of microprocessors technology, such as hardware complexity can be changed (increased) during few years; of course the structural complexity will be increased due to the raising of the interconnection between the components of the microprocessors, while the others can be fixed.
CONCLUSION
Applying Moore's law in microprocessor technology as much as possible is still a topical research field although it has been studied by the research community for many decades.
The aim of this article is to find a suitable solution for avoiding physical limitation in manufacturing of microprocessors technology and applying Moore's Law for a long time.
As it is mentioned in the previous sections, the physical limitations could be reached by 2018 or 2022. Applying the new approach in microprocessor technology will delay the physical limitation for few more years, because it doubles the number of transistors every two years based on Moore's Law, with increasing the die size, the hardware complexity at the transistor level and the structural complexity at the processor level, without decreasing of the feature size and increasing of the density.
